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Abstract
An all in one DC resource would enable electronics students to prototype circuits for labs and projects
without the need for the lab equipment present on campus. The labs on campus can be physically far,
closed, or overcrowded, preventing students from accessing the equipment. Roughly 75% of upper
division electrical engineering students do not own power supplies, with even fewer students owning a
source measurement unit (SMU). There is a significant need for a product capable of providing standard
lab equipment functionality. The functionally this project provides are positive and negative DC power
supplies, 4-Quadrant SMU, analog inputs and outputs, digital inputs and outputs, and other multimeter
like functionality. This functionality capable of acting autonomously allowing for fast measurement
sweeps. These measurement sweeps can be used for the characterization of circuits or components.
Characterization and validation of circuits can save lab time and aid in debugging.
1
1 Intro
Either write something worth
reading or do something worth
writing.
Benjamin Franklin
Lab equipment is fundamental to the design of any circuit. Power supplies provide voltage and currents to
turn on and bias components. Multimeters measure different physical quantities. SMUs can characterize
non-linear components. Lab equipment is critical to anyone working with electronics. The purpose of
this project is providing a reliable adjustable DC supply and measurement setup that can emulate the
capabilities of more advanced lab equipment. The project is used for powering, testing, and characterizing
DC circuitry.
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2 Customer Needs Assessment
It is always great when people
take interest in your work.
Margaret H. Hamilton
When building circuits, either as a electronics hobbyist, student, or professional, it is important to own an
adjustable power supply that provides the proper voltages and currents needed. Additionally, multimeters
are crucial to take various measurements to verify that a circuit is biased correctly and operating as
expected. This equipment, alongside oscilloscopes and function generators, can be expensive and bulky
1-2. This senior project aims to satisfy the need for an adjustable power supply and multimeter whilst
staying relatively cheap and compact.
To ensure that this product is desirable to the target markets, a survey given to 30 upper division
EE/CPE students attending Cal Poly San Luis Obispo drove the requirements and functionality of the
project 30. Questions included indicating desired power supply voltage and current range, multimeter
resolution, additional functionalities, and price.
The survey showed a high importance placed on ohmmeter functionality and power supplies with
adjustable current limits, with at least 85% of surveyed students stating both having an ohmmeter is
important and they use current limits with lab equipment.
Additional customer needs are drawn from the electronics lab series given during the course of un-
dergraduate studies at Cal Poly. The capabilities of the project allow it to characterize components and
achieve proper DC-biasing for any circuit given during the electronics lab series. Miscellaneous features
such as a continuity checker provide quality of life.
Other customer needs come from analyzing the capabilities of existing benchtop and portable DC
resources such as the Agilent E3631A power supply, Keithley 2400 Sourcemeter, and the Analog Discovery
2. The DC Treasure Box is expected to provide performance mimicking some of the capabilities and features
of these devices. The product directly competes with Analog Discovery 2, commercial multimeters, and
commercial power supplies. It is seen as an alternative to these products, abet somewhat more limited in
some aspects.
The Agilent E3631A and Keithley 2400 are far too expensive and advanced to be replaced with
this product 3-4. The DC Treasure Box is a much less powerful, much less expensive version of these
products and can be seen as entry lab equipment capable of meeting the demands of the consumer market.
Agilent and Keithley target the professional and educational sectors, which drive both their impressive
specifications and high price point.
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Market research done for this project came from a survey given out to Cal Poly students. Section 9.4 in
the Appendices shows the survey and complete dataset. Table 2.1 shows selected results at a glance. As
part of a project for IME 305 (Operations Research II), the author used a linear programming optimization
model to determine the best specifications to focus on given limited time and budget. However, this model
was made during Spring Quarter and had no role in determining the specifications. Section 9.5 shows the
results of the model.
Table 2.1. Selected Survey Responses
Specification: Highest Response % of Response
Power Supply Voltage Range -12 – 12V 56.7%
Power Supply Current Range >1 A 50%
Multimeter Resolution 50µV 43.3%
Current Limiting Yes 83.3%
Ohmmeter Yes 86.7%
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Table 2.2. Power Supply Specifications
5
Table 2.3. Source Measure Unit Specifications
6
Table 2.4. Analog Input Output Specifications
7
Table 2.5. Digital Input Output Specifications
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3 Planning
Above all, don’t fear difficult
moments. The best comes from
them.
Rita Levi-Montalcini
Due to the project’s somewhat ambitious nature careful thought is put into the total system design.
These considerations include power, communication, and design flexibility.
Tradeoffs are made, ensuring the project is feasible for a single undergraduate student to make over
the course of less than a year with a budget of a few hundred dollars. Typical power supplies can deliver
large amounts of power. The power supplies for this project are far weaker than those on the market.
Each power supply can only deliver about 2 watts of power. As the project’s purpose is providing a cheap,
portable lab environment capable of completing undergraduate laboratory experiments.
Market SMUs and multimeters can of measure (or in the SMU’s case, output) kV level signals. The
SMU built in this project can only measure/supply voltages from -10V — 10V, and currents of 500µA -
100mA. The upside is that the SMU in this project is built for less than $100, and by a single person.
Each subsystem is designed independently of the other systems. This is done to facilitate the design
process; isolating any changes to a subsystem to that block only. The exception of this is each subsystem
must interface with serial peripheral interface (SPI) for communication to the microcontroller. SPI is
chosen because most digital to analog converters (DACs) and analog to digital converters (ADCs) use SPI
for its fast data rates and simple protocol. This method also saves on processing time, as the microcontroller
does not need to regulate any other subsystems, it only needs to send and receive data periodically. This
vastly simplifies the code the microcontroller executes.
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Figure 3.1. Full System Black Box Diagram
Table 3.1. Total System Description
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Figure 3.2. Full System Subsystem Diagram
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Table 3.2. DC Power Supplies Description
Figure 3.3. DC Power Supplies Black Box Diagram
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Table 3.3. Source Measure Unit Description
Figure 3.4. Source Measure Unit Black Box Diagram
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Table 3.4. Analog Input/Output Description
Figure 3.5. Analog Input/Output Black Box Diagram
14
Table 3.5. Digital Input/Output Description
Figure 3.6. Digital Input/Output Black Box Diagram
15
Table 3.6. Microcontroller Description




Each Gantt Chart corresponds a different quarter during the academic years of 2019 to 2020.
Figure 4.1 shows the Fall 2019 Quarter Gantt chart. The chart starts on September 1st, 2019, and counts
the days passed since then. Each major event is given an estimated start and end date, which the graph
plots. The Specifications and Literature Search are given the most time to complete. The specifications
are crucial to get correct, if they are impossible to achieve or not desirable to potential customers the
project would be set back significantly. The Literature Search spans the entire quarter as it pertains to
every aspect of the project. Sources include design documents, market research, competition analysis, and
application notes.
Figure 4.1. Fall Quarter Gantt Chart
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Figure 4.2 shows the Winter 2020 Quarter Gantt chart. This chart is primarily focused on subsystem
design and layout. The SMU design is by far the most complicated, so it is allocated the most time. The
AIO/DIO layout was simplified as they share the same board. This reduces the amount of µC/power
supply connections. The µC code involved setting up communcations with the various DACs/ADCs. The
project uses 6 different DACs/ADCs chips, meaning this was a lengthy process. The Power Board task is
not completed during the Winter Quarter, and is pushed back to Spring Quarter. However, due to time
constraints, the author ops to buy a pre-made switch-mode power supply board.
Figure 4.2. Winter Quarter Gantt Chart
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Figure 4.2 shows the Spring 2020 Quarter Gantt chart. The quarter is focused on testing, integration,
and final report writing. Design and Testing report sections are written as each subsystem completes
verification. The µC board acts as a motherboard for the MSP432P401R Launchpad. The Launchpad
slots in and has relevant pins mapped to various connectors. The Automation task is the final endeavor;
it entails the synchronization of all the subsystems to provide with an automated test/measurement suite.
Figure 4.3. Spring Quarter Gantt Chart
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4.2 Project Cost
To provide an affordable price to students, the target project price is roughly $200. Figure 4.4 shows the
cost breakdown by subsystem. All component costs are calculated assuming a 100 unit purchase quantity.
The SMU subsystem was the most expensive. It costs about as much as the power supply and AIO/DIO
combined. The bulk of the SMU cost came from the OPA633 ($15.06), INA105 ($9.38), and 4 relays ($2.33
each). These three part types account for more than a third of the total board cost.
Figure 4.4. Total Project Costs, Including Board Fab and Shipping
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Table 4.1. Power Supply BOM
Table 4.2. SMU BOM
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Table 4.3. AIO/DIO BOM
Table 4.4. Misc. BOM
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5 Design
If analog people can do stupid
things, can stupid people do
analog things?
Bob Pease
To a good approximation, analog system design has a 0% success rate. Fortunately, as time invested and
coffee consumed trends toward infinity, the success rate tends to rise, albeit slowly. Expediting this process
is convenient to me as I am most regrettably mortal (thus far). Over the course of the past year, various
white papers, application notes, and stack exchange questions are collected, arranged, and sanitized to
offer baseline designs and convenient topologies put toward use. What’s shown below is what remained of
the research after torched by the harsh flames of reality. The smoldering ashes I’ve christened as my senior
project are all that’s left.
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5.1 Power Supply Design
Informally, the power supply requirements are straightforward. The crux of the design is finding a suitable
configuration that can vary the voltage at the lower range. A brief look at various linear regulators suggests
that this a ‘weak point’ in their use, as a typical LDO output has a lower limit of roughly 1 – 2V. A look
under the hood shows us why this is the case.
Figure 5.1. Functional Block Diagram of the LM317 in Adjustable Voltage Regulator Configuration
[16]
Figure 5.1 shows the simplified LM317 positive voltage regulator internal structure as well as the two
external voltage setting resistors R1 and R2.
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Figure 5.2. Simplified Block Diagram of the LM317
Figure 5.2 shows the simplified LM317 voltage control system. The op-amp U1 is a voltage follower;
the voltage at the inverting and non-inverting terminals is approximately the same. This forces a constant
1.25V across R1. As the op-amp terminals ideally draw no current, all the current through R1 passes
through R2. Equation 1 shows the output voltage as a function of the reference voltage Vz and resistor
ratio.




Most notably shown above is that the output voltage can only reach a minimum of Vz. For the LM317,
Vz is 1.25V, and is a reference voltage that manifested either through a Zener diode or a bandgap reference.
This voltage is designed to be sturdy under temperature and not vary under normal operating conditions.
Another takeaway is the ratio of R2 to R1 sets the ratio of output voltage to reference voltage. If R1/R2
is adjustable, the output voltage varies in a predictable fashion.
This behavior is close to what is necessary to construct the adjustable power supply. If instead the
resistor ratio is constant and the reference voltage varies, the output voltage should change in a linear
manner. Furthermore, if the reference voltage is 0V, the output voltage is 0V, regardless of the resistor
ratio. Using this method is how the power supply design came to fruition. 5.3 shows the power supply
topology.
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Figure 5.3. Positive Power Supply Design with Characterized Load
The voltage VDAC is referenced to ground, meaning that whatever the DAC voltage appears across R2
instead of R1. Equation 2 shows the output voltage as a function of VDAC .




As typical DACs typically output 0 – 5V, and the power supply output is 0 – 12V, a 2:1 resistor ratio
sets the overall gain to 3V/V. A DAC voltage of 4V results in an output voltage of 12V. Figure 5.4 shows
the DC transfer characteristic.
Figure 5.4. Output Voltage VS DAC Voltage
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One concern of the design shown in figure 5.3 is stability for large capacitive loads. As this module
is used as a power supply, the user may attach large value bypass capacitors to the output. The overall
system stability is tested using a DAC output 4V step at t = 1ms for a variety of load conditions.
(a) Load = 100Ω || (10nF + 0Ω) (b) Load = 100Ω || (1µF + 0Ω)
(c) Load = 100Ω || (2µF + 0Ω) (d) Load = 100Ω || (2µF + 1Ω)
Figure 5.5. Output Transients for Selected Load Characterizations
Figure 5.5 show the effect of different load capacitors on the power supply stability. Figures 5.5a and
5.5b show how small capacitance values and no capacitor equivalent series resistance (ESR) results in a
stable output. However, once the load capacitance passes a certain point, the output begins to oscillate.
Figure 5.5c shows the output oscillation for a load of 100Ω in parallel with a 2µF capacitor with 0 ESR.
Figure 5.6a shows the zoomed in oscillation. These oscillations vanish when the capacitor has roughly a
few ohms of ESR. Figures 5.5d and 5.6b show the now damped response.
(a) Zoomed in View of Oscillations (No ESR)
(b) Zoomed in View of Damped Response (1Ω
ESR Present)
Figure 5.6. Result of an ESR of 1Ω
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Potential instability is a common problem when working with linear regulators 15. Based on figure 5.6,
the power supply topology presented is stable.
5.1.1 Component Selection
The DAC chosen is the BU2507FV. This particular DAC has 6 outputs, fulfilling the demand of the 3
voltage control channels and 3 current limit channels. The BU2507FV is 10-bit, which allows a 14.65mV
resolution in the power supply output.
The REF5050 is a 0.01% 5V reference capable of sourcing 10mA of current [21]. Because the output
current is greater than the BU2507FV maximum current demand, the REF5050 can power the DAC. This
saves the board from needing a separate 5V power and 5V reference voltage.
The series pass transistors used are chosen based on of power dissipation, maximum DC collector current,
and maximum collector-emitter voltage. BJTs in TO-220-3 packages are desirable for the ability for the
addition of a heat sink. The TIP32BG and BD239C are chosen. Both devices have power dissipation (at
Tamb ≤ 25°C) of 2W, maximum DC collector current of at least 2 amps, and maximum collector-emitter
voltages of at least 80V 22, 23.
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5.2 Source Measure Unit Design
The Source Measure Unit (SMU, or also affectionately known to me as the Hell Circuit) proved to
be the most difficult module to design. The base functionally of force current, measure voltage and force
voltage, measure current was achievable with some research and luck. At low voltages and currents there
is no need for range switching, removing a potentially complicated block of a normal SMU. The currents
and voltages measured are also in a goldilocks zone; not too small that special considerations are needed
for acceptable measurement accuracy and not too large that power dissipation and voltage/current ratings
need to be closely examined. The difficult part of designing the SMU was the current and voltage limiting
sub-circuits. The project’s author for reasons unbeknownst to anyone, decided that in the event of an
overvoltage/overcurrent situation, the SMU goes into either constant current or constant voltage mode,
rather than turn off. Figure 5.7 shows an example of this behavior.
Figure 5.7. Result of Testing a Diode with a Current Limit of 0.1A
Unlike the power supply, the SMU underwent 3 major design revisions over several months. Each
revision and its corresponding changes follow.
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5.2.1 Revision A
The first attempt at the SMU resulted in a viable circuit in terms of voltage/current output specs.
Voltage/current limiting features were not present, and had a 50Ω output impedance in voltage source
mode which needed correction. Despite these problems, REV A formed the foundation for subsequent
revisions. The SMU REV A design is primarily based on two separate application notes. The first is a
1990 Burr Brown paper concerning implementation and uses of current sources and receivers. The second
is a 2000 TI application note on a precision ±10V voltage source. By a stroke of luck, both app notes
reference the INA105, a precision unity gain amplifier. Relevant images from both app notes and the
corresponding implementation are shown in figures 5.8 and 5.10.
Figure 5.8. Bidirectional Current Source/Sink using the INA105 [6]
Figure 5.9. Current Source/Sink Implemented (Red Highlight Shows Active Circuitry)
According to the application note, the differential voltage as well as the resistor R set the current
delivered to the load [6]. When R is 50Ω, a ±5V differential voltage results in a ±100mA current. In figure
5.9, the input to U1, is 0-10V. When using a 5V reference voltage, a ±5V differential voltage occurs. With
the equivalent R6 through R9 parallel resistance of 50Ω, the target current is achieved.
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Figure 5.10. Precision ±10V Voltage Source using the INA105 [7]
Figure 5.11. Precision ±10V Voltage Source Implemented (Green Highlights Active Circuitry)
In figure 5.11, the input voltage into U1 varies between 0 – 10V. The non-inverting input to INA105
U1 is a 10V reference, as per the app note. With this configuration the output voltage of U1 is -10 to
10V. However, the voltage source has an output impedance of 50Ω minimum in this configuration, due to
the current setting resistor in the output path. As the 50Ω resistor has a difference amplifier across it for
current measurement, the shunt voltage feeds back to the start of the loop to compensates for the drop,
drastically reducing the output impedance. Figure 5.12 shows the simulated output impedance with and
without the feedback. A relay controls this feedback path, active only when in voltage output mode.
Relays are chosen over solid state switches for a few reasons. The first is the voltage range of the relay
exceeds any voltage present in the SMU. Solid state switches need power rails beyond or equal to that of
the signals passing though. Some switches are one way, but bidirectional capabilities are needed for this
topology. Solid state switches also tend to have a larger on resistance, which causes errors in the circuit
voltage transfer function. Finally, relays are selected simply because the author has never used them before
and wants to gain familiarity with them.
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Figure 5.12. Reduction in Output Impedance of the SMU
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5.2.2 Revision B
With the SMU core functionality working, additional functionality is added to the next design iteration.
Overvoltage and overcurrent protections are critical features of an SMU. These limiters are implemented
entirely in hardware. A hardware solution reacts quickly and autonomously. There is no ‘chain of com-
mand’ needed. Unlike the power supply overcurrent/voltage protection, which simply turns off the output,
the SMU output should settle at the limited value. This process likely need multiple adjustments, which
hogs the microcontroller and is difficult to stabilize. Instead of needing to repeatably sample the load volt-
age/current to make corrections, a control system consisting of op-amps and MOSFETs make adjustments.
Depending on the situation, the MOSFETs operate in off, linear, or saturation. This hardware control
allows for a ’set it and forget it’ attitude for the µC.
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5.2.2.1 Voltage Limiting
Figure 5.13. SMU Voltage Limiting Circuit
Figure 5.13 shows the control circuitry of the adjustable overvoltage protection. This protection circuit
is active when the SMU is in current forcing mode. RL is the load resistance. M5 and M7 are two FETs
in parallel to the load. The concept behind the overvoltage protection is that if the load voltage passes a
threshold (Vlim), one of the two FETs turns on and takes some of the current that would otherwise flow
though the load. The FETs act as voltage controlled resisters in this configuration.
For example, if the output current is set to 10mA, the voltage limit is 5V, and the load resistance is
1kΩ, the FET turns on and siphons 5mA away from the load. The remaining 5mA that pass though the
load results in the target 5V maximum. In this instance the FET is acting as a 1kΩ resistor. The FET
drain to source resistance varies based on the load resistance and voltage/current set points.
U6 is an error amplifier that has two main states. In the normal state, when no overvoltage event
is happening, U6 saturates at one of the supply rails. This turns either M5 or M7 completely off. If an
overvoltage event occurs, U6 starts to slew its output. This voltage starts to turn on M5 or M7. As the
FET turns on, the load voltage starts to drop until it is less than the voltage limit. U6 amplifies this error
and starts to slew its output in the other direction. This causes the FET to raise its resistance, allowing the
load voltage to rise again. When the total system is stable, the load voltage converges to the programmed
voltage limit. Stability of this system is an unwieldy task. U6 has a large differential gain, and the ISD vs
VSD of M5 (IDS vs VDS of M7) also exhibits a large gain factor. Without some way of slowing the circuits
response, oscillations occur. C2 and R16 turn U6 into an integrator. U6 is a decompensated op-amp chosen
at the recommendation of Vladimir Prodinov, an electronics professor at Cal Poly. His reasoning behind
a decompensated op-amp is that stacking an integrator on top of a regular op-amp (which already acts
as an integrator) is redundant. With a decompensated op-amp, fine control of the unity gain frequency is
possible.
U9 is present to prevent the integrator from drawing any current. D1 and D2 are clamping diodes that
prevent the load voltage from exceeding more than 0.8V more than the limit voltage. The reason for two
diodes and two MOSFETS is the bipolar output of the SMU. The load voltage can either be positive or
negative. Thus, clamping in both directions is needed. Relays control which diode and FET is active.
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Figure 5.14. SMU Voltage Limiting Transient Simulation (Sourcing Current)
Figure 5.14 shows two waveforms. The red waveform is the load voltage without any voltage limiting, and
the blue is with voltage limiting. This simulation is done with a load resistance of 50Ω, current output of
100mA, and voltage limit of 2.5V. The blue waveform shows a plateau-like shape from the diode clamping.
After about 70µs, the control system activates and the load voltage decreases. The decrease is damped,
exhibiting no oscillations or overshoot.
Figure 5.15 shows a similar scenario, with a load resistance of 50Ω, current output of -50mA, and voltage
limit of -0.5V. Again, the blue waveform is load voltage with the limiting circuit, and red is without. The
voltage limiting works for both positive and negative set points.
Figure 5.15. SMU Voltage Limiting Transient Simulation (Sinking Current)
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5.2.2.2 Current Limiting
Figure 5.16. SMU Current Limiting Circuit
Figure 5.16 shows the control circuitry of the adjustable overcurrent protection. This protection circuit
is active when the SMU is in voltage forcing mode. RL is the load resistance, the protection circuit is seen
in series between the load and normal voltage output. The difference amp (modeled as E) in figure 5.16,
measures the voltage across Rshunt. This voltage signal carries the information about how much current
the voltage supply is sourcing/sinking. M1 and M2 are series pass transistors that during normal operation
are completely on. When either FET is on, it acts as a short. U5 is the error amp that saturates at a rail
during normal operation. When the measured output current is greater than the current limit threshold
(Clim), U5 starts to slew its voltage. This begins to turn off M1/M2, increasing their on resistance. The
M1/M2 drain to source resistance is seen in series with the load. A larger combination resistance of RL
and M1/M2 rDS draws less current when a constant voltage is applied. Like the voltage limiting circuit,
when the system is stable the op-amp terminals have equal voltage and converge the output current to
that of the current limit.
C1 and R13 stabilize the system. A relay controls which FET is in series with the load. Without the
relay the normally disconnected MOSFET parasitic body diode turns on and disrupts the output voltage.
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Figure 5.17. SMU Voltage Limiting Circuit (Positive Voltage Output)
Figure 5.17 shows the load current transient waveform with a load of 500Ω, voltage output of 10V, and
current limit of 2mA. Initially the load draws 20mA, as expected. A painfully long 400µs later, the current
limiting circuit activates. After some minor overshoot ( 10%) it limits the currents to the specified 2mA.
Even though this system is about 10 times slower than the voltage limiting system, it shows potential
stability concerns.
Figure 5.18 below shows an even more frightening scenario. With a load of 500Ω, voltage output of -10V,
and current limit of -5mA, the output current noticeably oscillates about 3 times before settling. The 25%
overshoot is quite the scary sight, as is the 550µs response time. Nevertheless, the show must go on. In
the SMU PCB layout unpopulated pads are left in case additional stabilizing components are needed.
Figure 5.18. SMU Voltage Limiting Circuit (Negative Voltage Output)
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5.2.3 Revision C
The (hopefully)1 final revision of the SMU made a few changes to the output of the voltage source
mode. In REV A, there is a 50Ω shunt resistance in series with the load. This resistance sets the current
output when in current mode, but is useless in voltage mode. This resistance forms a voltage divider with
the load leading to a decrease in the load voltage. Additionally, the 50Ω resistance burns 5W of power
when the load draws a current of 100mA. The voltage drop nulling feedback loop discussed in REV A
fixes the voltage drop problem, but is complicated and requires an additional relay. A solution for fixing
both output impedance and power consumption problems is simply lowering the shunt resistance. A shunt
resistance of 1Ω dissipate only 100mW at max current and alters the output voltage roughly 50 times less.
The problem with decreasing the shunt resistance is that it directly impacts the current output transfer





With the new Rshunt of 1Ω and previous differential voltage of ±5V, the current output is now ±5A.
The output buffer cannot supply this much current. The differential voltage must decrease to ±0.1V for a
proper max output of ±100mA.
To reiterate, when in voltage mode, V1 varies from 0-10V, V2 is a constant 10V, which produces a -10V –
10V output. In current mode, V1 varies from Vref ± 0.1V, V2 is a constant VRef, which produces a -100mA
– 100mA output when Rshunt is 1Ω.
The voltage at V2 is 10V when the SMU operates in voltage mode. If the differential voltage in
current mode is 9.9V – 10.1V, the 10V reference doesn’t need adjustment. In REV A, a relay changed
V2 to 5V when in current mode. Revision C removes this relay, and uses fine and coarse control for the
current/voltage adjustment. Two DACs have their voltages scaled and summed.
One DAC has its voltage (Vcoarse) produce an output of 0V – 10V, whilst the other produces DAC an
output voltage (Vfine) of -0.1V – 0.1V. These voltages sum and input to the voltage/current control input
V1. When in voltage mode Vfine’s output contribution set to 0V and Vcoarse causes the output to vary
between 0V – 10V, producing a total output of 0 – 10V. When in current mode Vcoarse sets to the output
to 10V and Vfine contributes between -0.1V – 0.1V, producing a combined output of 9.9V – 10.1V.
1See SMU revision D in Errata
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Figure 5.19. Fine and Coarse Control Hardware Realization
Figure 5.19 shows the implementation of the functionality described above. The first block consisting
of U1, R1-R4, and Vref scales and shifts the Vfine voltage. The U2 and R5-R7 block sums the conditioned
Vfine and Vcoarse times 2. The U3, R8, R9 inverts the voltage for an end result shown in equation 4.




When Vfine and Vcoarse vary from 0 – 5V, the appropriate voltages for control are produced.
An improvement to this design allows for the removal of an additional op-amp. Figure 5.20 shows a
modified version with the same output voltage characteristics but with fewer components. This design
was made after the SMU circuit board was ordered and is not on the Revision C schematic. The author
recommends this improved design.
Figure 5.20. Fine and Coarse Control Hardware Realization With One Less Op-Amp
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Figure 5.21. Output of Fine/Coarse Control for Voltage Mode
Figure 5.21 shows the output voltage when Vfine is a constant 2.5V and Vcoarse varies from 0-5V. The
output varies from 0-10V.
Figure 5.22. Output of Fine/Coarse Control for Current Mode
Figure 5.22 shows the output voltage when Vcoarse is a constant 5V and Vfine varies from 0-5V. The
output varies from 9.9-10.1V.
With the Fine/Coarse Adjustment complete, the SMU system design concludes.
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5.3 Analog Input Output
5.3.1 Analog Input
The Analog Input and Outputs (AIO) are constrained mostly by the resolution specifications. The target
voltage resolution is 100µV. A full scale range of ±10V calls for an 18-bit ADC/DAC. These ADC/DACs
are typically slow; not a concern, but have an input/output range of 0 – 5V, which is. Bipolar to unipolar
and unipolar to bipolar conversion techniques are needed to interface the systems to the outside world.
Figure 5.23. Input Circuity to the Analog to Digital Converter
The ADC chosen for the analog input is the ADS1220. This ADC is 24-bit, with up to 20 bits of
effective resolution. This is more than the 18-bit needed for the target resolution. The ADS1220 has SPI
communication and digital 50-60Hz rejection filters. For these reasons it is optimal for the analog input.
The main drawback of the ADS1220 is that the input voltage range is 0 – 5V. The rest of the circuity
shown in figure 5.23 is signal conditioning and protection.
R1 and C1 form a low-pass filter. The purpose of this filter is to reduce the effects of aliasing on the
output data. The cutoff frequency of this antialiasing filter is 1/RC, set at roughly the sampling rate
(20Hz).
The buffer U1 (OPA4197) allows for a high impedance input. As a result, the analog input circuit does
not draw a significant current. The input bias current of the OPA4197 is 5pA typical and 20pA maximum
(at TA = 25°C) 17.
The Differential-Impedance of the OPA4197 is 100MΩ. The voltage between the inputs is the output
voltage divided by the DC gain (120dB). Equations 5-7 the current drawn from the op-amp’s differential
loading is at most 0.1pA. This current is negligible compared to input bias current.
Gain = 120dB = 1E6V/V (5)









The Common-Mode Impedance is 10E12Ω. This impedance is seen toward ground. Equation 8 shows the
maximum current draw from the common mode loading is 1pA, occurring at the maximum input voltage




Therefore, the total input current draw is roughly 21pA at worst, and is expected to be in the single
digit picoamps during normal operation. This current draw is magnitudes lower than what is necessary to
not load a typical undergraduate circuit.
The OPA4197 also has internal EMI protection which prevents ESD strikes and other overvoltage events
from damaging the ADC. The anti-aliasing filter also protects the circuit from such events.
R2 and R3 convert the bipolar signal (-10 – 10V) to a unipolar one (0 – 5V).2 The simple resistive divider
attenuates and DC offsets the oncoming signal. The resistor values are chosen to not load the buffer as
well to not cause significant voltage error from the voltage divider with the ADC input. The ADC input is
100MΩ minimum 18. The potential error caused by the loading of the ADC is 0.05%. This error is linear
and is calibrated out. The R2, R3 resistor tolerance also contribute linear error; nothing to worry over.
2Actually 0-10V, see errata
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5.3.2 Analog Output
Figure 5.24. Output Circuity for the Digital to Analog Converter
The Digital to Analog Converter (DAC) used is the MAX5134AGUE+. The output range is 0 – 5V,
which needs to modified to meet the -5 – 5V and -10 – 10V output requirements. A INA145 difference
amplifier converts the voltages to these ranges. Equation 9 shows the output voltage equation for a
difference amplifier.
Vout = (Vin+ − Vin−) ∗Gain (9)
A mid DAC output voltage reference of 2.5V provides a symmetrical positive and negative output.
Gains of 2 and 4 are needed to produce ±5V and ±10V.
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Figure 5.25. INA145 Adjustable Gain Difference Amplifier Design Recommendations 20
Figure 5.25 shows an excerpt from the The INA145 datasheet. The excerpt shows the gain equation
and recommended resistor values. The datasheet also recommends that the parallel impedance of the gain
setting resistors is equivalent to the R5 impedance (10kΩ). For a gain of 2, RG1 and RG2 values of 20kΩ
are used. For a gain of 5, RG2 is 40.2kΩ and RG1 is 13.3kΩ. This results in an equivalent resistance of
9.99kΩ, and a gain of 4.02. The author is very proud of this.
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5.4 Digital Input Output
5.4.1 Digital Input
The Digital Input Output (DIO) specifications are fairly lax in comparison to the rest of the subsystems.
To accommodate various logic families, adjustable VIL, VIH , VOL, VOH levels are needed. Despite the
digital signal having an analog range of values, a full-fledged ADC is not necessary for the input. The
digital inputs are built with a comparator and adjustable voltage threshold. The non-inverting terminal
of the comparator is the input, and the inverting terminal is a variable threshold voltage. The threshold
voltage would be the average of the VIL and VIH levels. Figure 5.26 shows an example of this.
Figure 5.26. Graph Showing Threshold Voltage Set From Average of TTL Voltage Levels
Figure 5.27. Digital Input Structure with ESD/Overvoltage Protection
Figure 5.27 shows the digital input circuit. D1 and D2 clamp the input voltage from roughly 0–5V. R1
limits the current flowing through the diodes. This prevents from any potential transient voltage spikes
from reaching any internal circuity. R2 and C1 form a low-pass filter, reducing noise sensitivity and further
protecting from voltage spikes. The LM339 (U1)is a cheap comparator.
The DAC used is the DAC084S085. The DAC084S085 is a quad channel, 8-bit DAC. The digital input
does not require high resolution. Differences in VIL and VIH are typically in the hundreds of millivolts.
A 8-bit DAC with an full scale range of has a voltage resolution of roughly 20mV. The DAC used can
adequately distinguish between digital input voltages.
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5.4.2 Digital Output
Figure 5.28 shows the digital ouput circuit. The circuit is simply a voltage follower with an isolation
resistor. The voltage follower boosts the maximum output current of the circuit. The resistor improves
stability when driving capacitive loads. Again, DAC084S085 is used, for the same reasons as stated
previously.
Figure 5.28. Digital Output Structure
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6 Testing
The proper method for inquiring
after the properties of things is




The Power Supply was the first subsystem tested, as such was approached with a very cautious optimism.
It came as no surprise when the board didn’t work when first powered up. The current draw of the board
was large, drawing over 500mA at 15V. A measurement of the REF5050 reference voltage showed a reading
of 2V, indicating that the DAC was drawing substantial current. For testing purposes, a 5V power supply
temporarily replaced the REF5050. When the DAC outputs are set to output 2.5V (mid-scale), pin 9
(AO6) remained at 5V. Coincidentally, pin 9 is next to the 5V power rail of the DAC. A continuity test
confirmed that the two pins are shorted. After a quick solder cleanup, the DAC draws less than 10mA and
has all outputs fully functioning.
The first test of a power supply is to characterize the voltage output under loading conditions. Each
output is connected to a 330Ω resistive load, and had the output voltage monitored as a function of input
code sent to the DAC. Table 6.1 and figure 6.1 show the relative error.
Table 6.1. Output Voltage of Each Supply From a Given Hexadecimal Code
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Figure 6.1. Power Supply Output vs Input Voltage
6.1.1 Line Regulation
Figure 6.2. Voltage % Error at Selected Set Voltages
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Figure 6.1 shows the output voltages of each power supply vary linearly as a function of input code (set
voltage). More interestingly, figure 6.2 shows the % voltage error at each output. After roughly 1V, the %
error mainly resides in the ±0.5% range. This % error is a better specification than the original ±10mV
spec. A ±10mV at a 12V output level is a relative % error of 0.083%, too stringent for the purpose of this
project.
For reference, the Agilent E3631A has an output accuracy of ±(0.1% +5mV) on the 6V output 3.
As this project likely has a much lower budget than that of Agilent’s, the power supply output accuracy
specification is changed to ±(1.0% +5mV). The error bounds of the original and new specification are
shown in figure 6.3.
(a) New ±(1.0% +5mV) Accuracy Specification (b) Former ±10mV Accuracy Specification
Figure 6.3. Measured % Error plotted on same axis of Error Specifications
All the measured data points fall in between the new specification bounds while only 50% of the
measured points fit in the original ±10mV bound.
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6.1.2 Load Regulation
The load regulation of the power supply is measured at an output voltage of 5V. The output voltage is
monitored for a set of loads. Figure 6.4 shows the variation in load voltage for a range of resistive loads.
Figure 6.4. Variation in Output Voltage for Different Loads
Figure 6.5. Current Demand of Different Loads
The heaviest load draws 200mA, and the lightest drew 1mA. The open circuit voltage is 5.0088V, and the
200mA current draw load voltage is 4.9867V. Measurements are done with an Agilent 34401A Multimeter.











To the dismay of the author, each current shunt monitor needed calibration to accurately reflect the
actual current delivered to the load. Figure 6.6 shows this calibration process test setup.
Figure 6.6. Current Limit Calibration Setup
R1 is a potentiometer used to obtain different load currents. The load current is measured with an ammeter
and the current monitor is measured with a voltmeter. The output of the current monitor is fit to the
measured load current. Figure 6.7 shows the curve fit is linear, suggesting a simple gain and offset error.
Figure 6.7. Current Shunt Amp Output 2 For Selected Load Currents
A 1st order linear equation adequately interpolates and extrapolates for other load currents. This trend
equation models each current monitor. The code shown below implements the curve fit.
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Figure 6.8. Alert Voltage Triggering on Overcurrent Event
Figure 6.8 shows an alert signal tripping when the load current exceeds a threshold. Although the 2000
data point scope data doesn’t show the initial trip, the alert signal first toggled at 0 seconds. The scope
single-shot triggered on the falling edge of the alert signal. The noise on the load current waveform is due
to the hand turning of the mechanical potentiometer. The chatter on the alert voltage is not an issue,
as the instant the alert voltage toggles, the microcontroller turns off the power supply, preventing further
toggling and protecting the load.
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Figure 6.9. 100Ω Load with a 0–10V Step and 50mA Current Limit Load Voltage (Orange) and Alert
(Green)
Figure 6.9 shows the current limit response time with a 100Ω load on the output. When a 0–10V step
is applied, the load draws 100mA. A current limit of 50mA is at set. The response time is measured from
the time that the load voltage is at 5V (load draws 50mA) to the time the load voltage decreases back to
5V. The response time in this case is 50.9µs. While no current limit time specification is defined, a fast
response time is desirable to prevent damage to circuity.
Upon close inspection, two distinct noise pulses are seen on the alert waveform at t = 32 and 40µs. These
pulses are caused by the EMI generated from the SPI communication from the microcontroller writing to
the DAC to reset its output. The pulses are absent from the load voltage as the PCB power planes are
well bypassed.
The pulses are of interest because they show the relative timings of the current limiting process. From
the alert negative edge to the SPI communication initiation is 34µs. This 34µs is the time it takes for
the microcontroller to interrupt on the falling edge of the alert, clear the interrupt flag, and call a SPI
function. The SPI communication takes roughly 8µs, during which 16 bits are transmitted. After the
SPI communication ends, the DAC takes another 8µs to change its output. The datasheet value for the
BU2507FV output settling time (7µs typical) verifies this value 26.
From the relative timings, the largest time sink is the microcontroller interrupt overhead. Faster clock
frequencies result in faster response times. For the MSP432, the mere 3MHz execution speed used in
testing can increase up to 48MHz with no external components.
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Shown in the code below, the interrupt handler is minimalistic and free of erroneous activity. The code




(a) 100Ω Load with a 0–10V Step
(b) 100Ω || 1µF Load with a 0–10V Step
(c) 100Ω || 10µF Load with a 0–10V Step
Figure 6.10. Step Response of Positive Power Supply Under Various Loading conditions
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The power supply is subjected to a 0–10V input step under a set of loading conditions. Figure 6.10
shows the transient responses. Different load voltage slew rate and overshoots are seen based on the load
capacitances. The slew rate of the power supply varied from 4V/µs to 0.08V/µs based on the capacitance
present. The overshoot present suggests a damped response and therefore no stability concerns. All
capacitors used were electrolytic, which have ESR values ranging from 1 – 100Ω at the capacitances and
voltages tested 29.
Figure 6.11. Power Supply Terminals Directly Shorted Transient
Figure 6.11 shows the final and most frightening transient test; the power supply terminals are shorted
when outputting 5V. The terminal voltage instantly drops to 0.2V. The instantaneous current is likely in
the amp range. However, after 59µs, the overcurrent protection activates and the output turns off. The




As the first revision of the SMU showed promise, an early prototype is made. The prototype does not
contain any relays; all connections are made manually. Figure 6.12 shows the bread-boarded prototype.
This is the first circuit constructed during the course of the project.
Figure 6.12. SMU Early Prototype on Breadboard
The circuit is crude: the reference voltages are generated from resistive dividers, and potentiometers
mimic the DAC output voltages. Nevertheless, the circuit works as intended and proves its viability. Figure




Figure 6.13. Voltage and Current Transfer Characteristics of Proto-SMU
Even without calibration nor proper voltage references, the voltage percent error is generally within
0.5% (for light loads) and the current percent error is generally within 1.0%. The prototype is deemed a
success and development continued.
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6.2.2 Voltage Mode
Figure 6.14. SMU Voltage Transfer Characteristic
Figure 6.14 shows the input vs no-load output voltage. Figure 6.15 shows the % error of the voltage
output. The SMU voltage output meets the original specification of ±10mV. Nevertheless, an updated
specification is preferred for some margin. Equation 12 shows the new specification. Figure 6.15a shows
the original specification. Figure 6.15b shows the new error bounds.
% Error Bounds = ±(0.5% + 5mV ) (12)
(a) Original Error Specification (b) Updated Error Specification
Figure 6.15. Measured Output Error with Original and Updated Specifications
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(a) +10V Output Load Regulation (b) +5V Output Load Regulation
(c) -10V Output Load Regulation (d) -5V Output Load Regulation
Figure 6.16. Load Regulations for Selected Output Voltages
Figure 6.17. % Error of Load Voltages
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Figure 6.16 show the SMU’s load regulation for four output voltages. A load of 100Ω is the heaviest
load tested. This load draws 100mA when attached to the ±10V outputs and 50mA for the ±5V outputs.
Figure 6.17 show the % error of the outputs. Each of the four output voltages follow the same % error
trend, indicating a constant output impedance. Equation 13 shows the formula used to calculate output
impedance.
Output Impedance = Vopen−circuit ∗ Load Resistance
Vloaded
− Load Resistance (13)
From equation 13, the output impedance of the SMU averages to 1.36Ω. Figure 6.18 shows the main
potential sources of output resistances.
Figure 6.18. Resistors in Output Signal Path
Because the shunt resistor is 1Ω, the rest of the resistances sum to 360mΩ. The trace resistance is
estimated to be roughly 10mΩ. This estimate comes from the trace width (7.62mm), trace thickness (2.8
mil), and trace length ( 30mm). The output resistance of the OPA633 is 5Ω typical 27. However, the
output resistance is seen in a feedback path and is nullified as a result. The relay resistance is 150mΩ max.




Figure 6.19. SMU Current Transfer Characteristic
Figure 6.19 shows the input vs output current. Figure 6.20 shows the % error of the voltage output.
The SMU current output is close, but does not meet the original specification of ±0.1mA. Equation 14
shows an updated specification. Figure 6.20a shows the original specification. Figure 6.20b shows the new
error bounds.
% Error Bounds = ±(0.5% + 25A) (14)
(a) Original Error Specification (b) Updated Error Specification
Figure 6.20. Measured Output Error with Original and Updated Specifications
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An astute reader may notice that the bottom left most datapoint in figure 6.19 doesn’t follow the
trendline. This is because the calibrated code sent to the DAC is less than zero. The solution to this
problem is to simply adjust the Vcoarse DAC output upward by a few codes. This shifts the current
transfer characteristic downward, allowing for the utilization of the full range. Figure 6.21 shows the
zoomed out % error plots containing the erroneous datapoint.
Figure 6.21. % Error of Current Mode (Zoomed Out View)
6.3 AIO
6.3.1 Analog Output
The analog output circuit has 4 different channels. Two channels output voltage from -10–10V, and the
other two output -5–5V. Each channel needs calibration to account for various error sources in the system.
Among these error sources are DAC offset and gain error, op-amp offset voltage, and gain setting resistor
tolerance. Nullification of these errors is done with equations or look-up tables.
The main error sources affect either offset or gain of the output transfer function. These error terms are
linear and are calibrated with a simple y = mx + b equation. A look-up table are used if more complicated
errors are present (DAC integral non-linearity, for example).
Figure 6.22 shows the output error before and after calibration of analog output channel 3 as a function
of full scale range percentage.
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Figure 6.22. % Error Before and After Calibration (Output Channel 3)
After calibration the average magnitude of the error improved by a factor of 22.79. Additionally, the
calibrated error now fits within error bounds of ±(0.1% + 1mV). The author deems this percent error
impressive for a system with no feedback or other control circuity. The advantage of reaching such low
error without feedback is that there are no stability concerns. Additionally, control circuity increases cost
and board complexity.
Not all calibrations resulted in such a drastic improvement. Figure 6.23 shows the output error before
and after calibration of analog output channel 0 as a function of full scale range percentage.
Figure 6.23. % Error Before and After Calibration (Output Channel 0)
The output percent error of output 0 is small even before calibration. While calibration reduces error
even further, the two endpoints (output equal to 0% or 100% full scale range) show no improvement. Even
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with a minimum or maximum code input, the output voltage did not reach the desired output voltage. This
is because the ideal gain of the ±5V outputs is exactly 2. If any variation due to resistor tolerance decreases
the gain, the output voltage can not reach the full scale output endpoints. As a result no improvement
can be made to these values.3
3See errata for in-depth analysis and recommendations
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6.3.2 Analog Input
The calibration process for the analog input is arduous. The ADC has 24 output bits, which correspond
to a resolution of 1.192µV. Special measurement conditions are made when dealing with such a small
voltage resolution. The Agilent 34401A 6½ digit multimeter has its terminals shorted for nulling out any
offset. Multimeter measurements are averaged after given roughly 20 seconds to settle. The measurements
the analog input takes are also averaged. The analog input takes the 8 most recent readings for its average.
With these simple techniques, precise measurements are made.
The project’s analog output feed into the analog input and the multimeter probe. At some points in
time, this project has the capability to test itself. The author of this project shed a single tear of pride at
the mere thought of this.
Figure 6.24. % Error with Zero, One, and Two Calibration Passes (Input Channel 3)
Figure 6.25. % Error One and Two Calibration Passes (Input Channel 3)
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The analog input requires about 2-3 linear calibrations passes before acceptable results are seen.
Eventually no notable improvement results from repeated calibrations. Figures 6.24 and 6.25 show the
improvement calibration made. For reference, equation 15 shows the gain/offset correction equation for
analog input channel 3.
voltage = reading ∗ 1.00368548 + 0.0285495; (15)
Each of the significant figures in equation 15 is relevant. A change in the last figure of the offset term
results in hundreds of nanovolts of error. A change in the last figure of the linear term results in microvolts
of error when at the maximum input voltages. Figure 6.26 show the happy consequences of such a tight
calibration.
Figure 6.26. % Error After Two Calibrations with Error Bounds (Input Channel 3)
Equation 16 shows the error specification of the Analog input.




The digital outputs did not require strenuous testing. Calibration even is forgone in pursuit of testing
other subsystems. Nevertheless, some data is collected.
Figure 6.27. Output Voltage Transfer Characteristics of Digital Outputs
Figure 6.27 shows the output voltage transfer characteristic of three of the four digital outputs. Unfor-
tunately digital output channel 0 burned out after it was shorted to 5V in a soldering mishap.
Figure 6.28. % Error of Digital Outputs
Figure 6.28 shows the percent error of the three channel across the output range. While the error
is relatively large, this is without calibration. Additionally, the accuracy of the digital outputs isn’t a
concern.
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Figure 6.29 shows the 90%-10% fall time of digital output channel 1. Unfortunately, the specified fall
time of 1µs isn’t met. Although this isn’t a primary concern, a potential fix is identified and detailed in
the errata section of the report.
Figure 6.29. Fall time of Digital Output with a load of 2kΩ || 1000pF
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6.4.2 Digital Input
Testing the digital inputs is a simple task. A 10kHz 1Vpp sine wave with a 2.5V is input into a digital
input channel. The VIL and VIH are configured to achieve a trip voltage of 2.5V. Figure 6.30 shows the
sine wave input and square wave output. The square wave output has roughly 50% duty cycle as expected.
Propagation delays of about 7-10µs are seen. These delays are from the filter on the input and the innate
propagation delay of the comparator.
Figure 6.30. Input (Orange) and Output (Green) of Digital Input with Vtrip set to 2.5V
Figure 6.31 shows the effect of the RC input filter on the digital input. A 5kHz 0-5V square wave input
results in a rounded output. The main purpose of the RC filter is to help protect the input from high
frequency noise.
Figure 6.31. Input (Orange) and Output (Green) of Digital Input Filter
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Figure 6.32 shows the effect of the overvoltage protection circuit. A 500Hz 10Vpp sine wave with a 2.5V
offset is fed into the digital input. The voltage measured at the comparator input is clamped at -0.8V and
5.8V.
Figure 6.32. Clamped Input
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7 Conclusion
I am somewhat exhausted; I
wonder how a battery feels when
it pours electricity into a
non-conductor?
Arthur Conan Doyle
The author (from here on out referred to in the first person) believes this project was a success. Initially
I had no clue how I was going to get any of the subsystems working. Through a lot of research, I slowly
started to get an idea for the analog inputs and outputs. I went though many revisions based on of the
fact that most DACs and ADCs don’t interface with the voltages I wanted to allow. I was most afraid of
the SMU. The SMU was broken down into different sections. First the current mode worked, and then the
voltage mode worked. I built a prototype just to make sure my simulations were working correctly. Once
that was verified, the voltage/current limiting was added. This took a painfully long time. I remember
seeing a square wave, triangle wave, and sine wave at different nodes of the SMU circuit (after a step input
was applied).
Figure 7.1. How is this even possible
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Figure 7.2. Lest anyone want to attempt to tame the Hell Circuit
Fortunately, the power supply was a pleasure to make after the SMU insanity. The board designs were
fun to do, as was collecting quotes for the PCB/report. Testing the power supply was the most fun I had
with circuits for a long time. Once it was working (which was not trivial in the slightest) I was burning
resistors and LEDs just to see the magic smoke pop out without me freaking out for once. I tested the
overcurrent protection by licking the leads.
The analog input and outputs were a massive pain to calibrate without automation, but once I did I
couldn’t believe the accuracy. I remember my phone died so I asked a random person to take a picture of
the bench multimeter and my input and output reporting the same voltage down to the 100s of microvolt
and better. The AIO section of the AIO/DIO board is what I am most proud of.
The next big accomplishment was when I finally characterized a BJT diode IV curve. That was a major
personal goal of mine. The ECL sweep using the SMU as a constant current source was also a highlight
for me. I have the audio recording where I realized it was working and started to freak out. And then I
saw one of the output voltages start to increase and my heart drop, that is until I realized it was supposed
to do that (see figure 9.7).
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8 Errata
Look, what do mistakes do but




The power supply has one (known) mistake. The pin-out of the NPN/PNP is incorrect. The library
symbol had a pinout commonly used by the TO-92 package. The actual package used is the TO-220,
chosen for better power dissipation. The TO-92 symbol used had a pinout of E-B-C (C-B-E for PNP),
while the TO-220 part ordered has a pinout of B-C-E. Figure 8.1 shows the incorrect schematic in 8.1a
and 8.1c and the corrected version in 8.1b and 8.1d.
(a) Incorrect Pinout for NPN Transistor (b) Correct Pinout for NPN Transistor
(c) Incorrect Pinout for PNP Transistor (d) Correct Pinout for PNP Transistor
Figure 8.1. Schematic of Power Supply Showing Error and Correction
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Power Supply Revision B corrects the issue. The author opts to bend the transistor leads to the correct
orientation over ordering a entirely new PCB. Figure 8.2 shows the bent leads. The author refers to this
shape as an aesthetically pleasing coalescence of the old (Romans) and the new (Transistors). The Museum
of Modern Art has not returned the author’s calls.
Figure 8.2. Roman Numeral Realization in Hardware
Figure 8.3. Corrected Pinout with Bent Leads
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8.2 SMU
The SMU revision C schematic contains (quite) a few errors. The DAC used for the voltage control is
powered with a 5V reference voltage. However, the internal 2.5V reference is used as it’s reference. The
author forgot that this would limit the DAC output to 2.5V. A simple fix is to double the gain/half the
attenuation in the voltage conditioning circuits. Table ?? shows resistors with changed values.
Another issue with the SMU is with the coarse fine control. As the maximum voltage produced from
the coarse control is 10V, any resistor tolerances/DAC max output error may reduce the actual voltage.
The SMU in current mode is relatively sensitive to voltage errors; with an offset of just 10mV results in a
current error of 10mA. To remedy this, the resistors are modified slightly in order to allow for some slack.
This slack means that the fine/coarse outputs produces larger voltage swings than needed. This, along
with calibration, compensates for any tolerance/DAC errors. Table 8.1 shows resistors modifications made
during testing. Figure 8.4 shows the DAC voltage conditioning circuits in Revision D.
Table 8.1. Resistor Changes Made to SMU Rev C






Figure 8.4. Modified Fine/Coarse Control and Voltage Conditioning Circuits
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The op-amp used for the voltage limit has it’s input terminals swapped. Figure 8.5 show the incorrect
and correct configurations.
(a) Incorrect Input Terminals (b) Correct Input Terminals
Figure 8.5. A Fun Game of Spot the Difference
There are a few silkscreen mistakes throughout the project. However, most of the mistakes are minor;
only affecting the legibility of the designator. Figure 8.6a shows the one instance of an incorrect designator.
The R9 and R10 silkscreen locations are swapped. In figure 8.6b the R9 designator correctly refers to the
upper resistor.
(a) Incorrect Reference Designator (b) Correct Reference Designator
Figure 8.6. Switcharoo Attended To
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From the OPA633 datasheet:
”Pin 6 connects to the substrate of the integrated circuit and should be connected to ground. In principle
it could also be connected to +VS or –VS, but ground is preferable.” 27
In revision C, pin 6 of the OPA633 is connected to −VS . In revision D, this connection is changed to GND.
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8.3 AIO
Due to resistor tolerance, the output voltage can not reach the full scale output endpoints. The gain
of the analog output is too low. A fix to this problem is to use resistor values that give gain above 2.
Another more involved fix is measuring the exact resistor values and placing them to ensure the gain is
greater than 2. The probability of a gain less than 2 occurring is 50%. This would be devastating in a
production environment and revisal is imperative. This problem is less likely to occur in the ±10V outputs
as the resistors set the ideal gain to 4.02. When worst case tolerances are taken into account, the gain of
the output is 3.96, less than 4. A MATLAB script finds the probability of the actual gain is less than 4
when 1% tolerance resistors are used.
Figure 8.7. Gain as a Function of 2 Resistor Tolerance Ranges
Figure 8.7 shows two intersecting planes. The darker flat plane is a constant gain of 4. The lighter tilted
plane is the gain achieved for two given resistors anywhere from ±1% tolerance. The top right corner, for
example, is the gain if the value of R1 is 1% higher than nomnial and the value of R2 is 1% lower than
nominal. This point results in the largest gain. If the lighter plane passes beneath the darker plane, a gain
less than 4 results. The MATLAB code below calculates the probability of a less than 4 gain if resistor
tolerances are uniformly distributed
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The probability of a gain less than 4 occurring under uniform distribution is 19.74%. If the resistor
values follow a gaussian distribution with ￿ = 2.5, there is only an 8.4% chance. If anyone emulates this
project, the author recommends adjusting the resistor sizing, which prevents these issues. The culprit
resistors are R1 though R8 on the AIO/DIO Board.
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8.4 DIO
The digital output circuit did not meet the spec’d rise/fall time of 1µs (with load of 2000kΩ || 1000pF).
While this doesn’t concern the author in the slightest, the problem is analyzed.
The TLC3544 has a 11ns typical rise/fall time when configured with unity gain for a 2V input step 28.
The isolation resistor of 20Ω forms a low-pass circuit with the load capacitance. However the time constant
set by the RC values is 20ns. These factors should result in rise/fall times of less than 100ns. The author
is not sure why the rise/fall times are an order of magnitude too slow.
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8.5 µC Board
The linear regulator ordered is incorrect. An adjustable output component was ordered instead of a 5V
variant. feedback resistors set the output voltage to approximately 5V.
(a) Incorrect Orientation (b) Correct Orientation
Figure 8.8. The Results of Two Hours of Soldering
The relays on the µC board are flipped. Figure 8.8 shows the schematic fix.
Pin 3.6 instead of Pin 3.7 is supposed to connect to the power supply TX. Revision B fixes this.
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9 Appendices
People think that mathematics
is complicated. Mathematics is
the simple bit, it’s the stuff we
CAN understand.




9.1.1 Power Supply Revision A
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9.1.2 Power Supply Revision B
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9.2.1 Power Supply Revision A
112
9.2.2 SMU Revision C
113
9.2.3 Analog/Digital Input/Output Revision A
114
9.2.4 µC Revision A
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9.3 Fabricated Boards









A survey was given out to 30 upper division EE and CPE students at Cal Poly SLO to gauge project
interest and desired requirements. The survey was administered on 9/28/19 to 9/30/19. The following






9.5 Survey Optimization and Analysis
For a Operations Research II project, the author themed it after his senior project survey. The following











A short video explaining and demonstrating the project’s capabilities:
https://www.youtube.com/watch?v=YxIDweSyTQg&feature=youtu.be
Make sure to rate, like, follow, donate, comment, and subscribe.
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9.8 Experiments
9.8.1 BJT Thermometer Viability
Figure 9.1. Test Setup for Generating I-V Curve
One of the main goals of project is to characterize semiconductors. The SMU in constant current mode
is a perfect way to measure the current/voltage characterize of a diode connected BJT. Figure 9.1 shows
the test setup. The SMU sweeps current from 0.2445mA to 10.0245mA, with a step size of 0.2445mA.
This step is the smallest change in current value the SMU can output without quantization error. VBE is
recorded at each step.
Figure 9.2. I-V Curve (Zoomed Out)
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Figure 9.3. I-V Curve (Zoomed In)
Figures 9.2 and 9.3 show the plotted data along with an exponential trendline fit. The SMU proves
to be a viable way of generating IV curves. Out of curiousity, the author wanted to know if the trendline




nkT − 1) (17)
Where:
ID is Diode Current
IO is Reverse Saturation Current
VBE is Base-Emitter Voltage
VBE is Base-Emitter Voltage (∼ 1.602 ∗ 1019Coulombs)
k is Boltzmann’s Constant (∼ 1.381 ∗ 1023J/K)
n is Ideality Factor (Ranges from 1 — 2)
T is Temperature in Kelvin
From figure 9.3 and equation 17, the measured reverse saturation current is 50nA. Equation 18 shows the
exponential parts of the ideal diode equation and the trendline. Because only n and T are variables, setting
n equal to 1 and 2 will show the upper and lower bounds of T . This will be the range of temperatures the














From equation 20, the temperature range can be solved for by plugging in the edge cases of n, 1 and 2.
n = 1: T = 483.527 K
n = 2: T = 241.763 K
Therefore it can be said with near certain confidence that the temperature of the author’s room
was between -24.5 and 410.7 ◦F. A guesstimate of 65◦F falls nicely within these bounds. This method
successfully archives thermometer functionality. The author sheds a single tear of pride.
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9.8.2 Output Voltage Limitations Sweep
Figure 9.4. Test Setup for Measuring Output Voltage Swing
To test the sweeping functionality, a simple unity gain inverting amplifier is built. Figure 9.4 shows
the circuit in question. The power supplies are set at: ±2.5V, ±5V, ±7.5V, and ±10V. The analog output
sweeps values from the negative to positive supply rails. Theoretically, this results in the output voltage
of the op-amp under test to slew from one power supply voltage to the other. However, in practice some
op-amps saturate before reaching the power rails. The LM741 is an ancient op-amp that can not achieve
rail-to-rail output. The measurement sweeps determine the valid output voltage range for the LM741
under different supply conditions. The load resistance of 10kΩ is kept constant, but can vary to further
characterize the op-amp.
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Figure 9.5. Op Amp Sweeps
Figure 9.5 shows how the LM741 op-amp can not output voltages close to its supply rails.
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9.8.3 Diff-Pair Voltage Sweep
Figure 9.6. Test Setup for Measuring Differential Pair Transfer Characteristics
Another experiment to test the full-system integration is to measure the transfer characteristics of a
Differential Pair. The power supply, analog input/output, and SMU are all necessary to test this the circuit
in figure 9.6. This diff-pair represents a possible input stage of an ECL (Emitter Coupled Logic) Gate.
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Figure 9.7. ECL Voltage Transfer Characteristic
Figure 9.7 shows the two logic levels of the ECL gate, the narrow transition region, and the effect of Q1
saturating at higher input voltages.
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9.8.4 Common Emitter Sweep
Figure 9.8. Test Setup for Measuring Common Emitter Characteristics with Different Base Currents
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Figure 9.9. Test Setup for Measuring Common Emitter Characteristics with Different Base Currents
Figure 9.10. Using Effective-Base-Width Modulation to Extrapolate Early Voltage
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9.8.5 Current Mirror Sweep
Figure 9.11. Test Setup for Measuring Current Mirror Characteristics
140
Figure 9.12. Measured Current Mirror Current vs Input Voltage
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9.9 ABET Analysis
9.9.1 Summary of Functional Requirements
The project has 4 main subsystems: power supplies, analog input/outputs (AIO), digital input/outputs
(DIO), and a source measure unit (SMU). Each subsystem is autonomous and can coordinate measurement
sweeps. For example, a program can set the power supplies to ±5V, sweep a analog output from 0-5V in
0.1V increments, measure up to four node voltages, and repeat at a different supply voltage.
The power supply subsystem has 3 output channels. Two channels are 0 – 12V, and the other is -12 –
0V. Each channel can supply up-to 200mA. Each channel has adjustable over current protection.
The SMU subsystem has one output channel. The SMU can source current and measure voltage, and can
force voltage and measure current. The SMU supplies up to ±10V and ±100mA. It has overvoltage and
overcurrent protection. These protections put the SMU into either constant voltage or constant current
current mode.
The analog input output subsystem has 4 inputs and 4 outputs. Each input accepts -10 – 10V. Two
outputs are -5 – 5V, and 2 are -10 – 10V. The outputs can comfortably source 20mA without significant
voltage error.
The digital input output subsystem has 4 inputs and 4 outputs. Each input accepts 0 – 5V. The input
digitization threshold is adjustable. Each output can emitter 0 – 5V. The output rise fall time is 2µs. The
output voltage levels are adjustable.
9.9.2 Primary Constraints
Reducing costs as much as possible is the most difficult part of the project. In order to be desirable to
the market, the product can not cost more than a few hundred dollars. For all of the functionality planned,
achieving this goal is difficult.
Tables 2.2 - 2.5 show the specifications and marketing justification for each subsystem. These specifica-
tions are based on other lab equipment on the market.
The SMU is a complicated circuit that has many control loops and compensators integrated into it.
Stabilizing the output while achieving the desired accuracy is a difficult task.
Interfacing to 6 different ADCs and DACs (analog to digital converter, digital to analog converter) is
time consuming. Similar interface protocols are needed.
9.9.3 Economic
This product is manufactured capital. The value is inherent in the product itself, and is determined by
the user. The material cost of the project is about $220, but the total value derives from the usefulness
the project provides. A person that wants lab equipment will value this project.
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The estimated time the project took to complete is 500 hours. Over the 8-month working period this
equates to 15.625 hours per week, or 2.23 hours per day. If the author is paid a hourly salary of $40 per
hour, he would need to pay himself $20k in compensation.
Additional costs accrue from software licensing fees. Other fixed costs come from lab equipment needed
for project testing and verification.
Before the project is released, it needs testing for the most recent revision. This testing would delay the
release date to roughly late 2020. The project is built to last at least four years; the entire time a student
takes to complete an undergraduate degree. For continued accuracy, the project may require intermittent
calibration.
”The project is estimated to take at least 300 hours to complete. This time factors in any learning
done whilst researching viable relevant techniques and topologies. The largest time sink is the design and
testing of the various subsystems. Many design considerations and though testing is needed to ensure that
specifications are met.” - the previous, naive version of the author.
The project has drained at least 500 hours of the author’s life. The exact number isn’t known as to
avoid giving the author an existential crisis. The report writing, subsystem design, and component search
were the major time sinks. - the current, jaded version of the author.
After the project ends the author gets his very own programmable portable lab box. The author plans
to bring the box to bars around town in an attempt to pick up dates by telling them about the analog
input accuracy specifications.
9.9.4 If manufactured on a commercial basis
The the actual project cost of $220 exceeded the original target cost of $200 by 10%. The author profits
$30 per unit sold if the project sells for $250. After 667 units sell, the project sees overall profit.
At Cal Poly, there are roughly 710 EE students and 550 CPE students. Assuming one-forth of those
students are freshman, 315 potential buyers enter the school each year. If only 2% of those students buy
this project, it takes (only) about 105 years before profit occurs. If the selling price increases to $300, the
estimated time till profit is 40 years.
Figures 9.13 and 9.14 show a plausible selling optimization. Figure 9.13 shows the likelihood that any
one given person will buy the product. This curve is merely an estimate, if real data is sought, a year or
two of actual data will generate numbers with some weight behind them. Figure 9.14 shows the optimal
price to sell at given the buying likelihood data from figure 9.13.
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Figure 9.13. Estimated Likelihood Curve
Figure 9.14. Optimization Curve
From figure 9.14, the best price to sell at is $290, resulting in an average profit per person of $0.808 per
year. From these values the population needed to start to generate a net profit after 10 years is about 2500
people, Assuming Cal Poly is a normal sized school, the product requires marketing at about 8 college
campuses of students to meet this population number.
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9.9.5 Environmental
The construction of this product requires PCB boards fabrication, integrated circuit manufacturing, and
mineral/metal mining. To minimize these potentially harmful actions, RoHS compliant parts are sought.
This ensures that environmental laws are met in accordance when constructing this product.
The product directly requires mining of metal resources. These resources are used for the construction
of the components and boards used in the product. The mining processes may cause considerable pollution
and waste. The mining industry is responsible for the use of land, which may displace different species of
animals. Pollution emitted as a result because of this product may be harmful to sea life and bird species.
The project also indirectly requires transportation of materials. This transportation likely uses fossil
fuels which can negatively affect the environment.
The product does not directly influence natural resources or ecosystem services. When unloaded, the
product dissipates about 2 Watts of power. This amount of consumption pales in comparison to other
household devices. For reference, a typical television consumes roughly 90-110 Watts.
9.9.6 Manufacturability
The project generates heat as it dissipates power. The enclosure requires proper air ventilation. Without
ventilation, the boards will get hotter, which may affect the accuracy of the project.
The project required calibration before it reached the desired accuracy. An automated calibration suite
is necessary for large scale production.
The output wires on the PCBs do not have strain relief. Overtime the wire connections will degrade
and inhibit performance. Better connectors are needed before production.
9.9.7 Sustainability
No foreseen maintenance costs are associated with the product. The product is designed to be self-
contained, and does not need servicing. Calibration may be required to continually achieve accuracy
specifications.
Future additions toward this project include AC capabilities (oscilloscope, function generator). AC capa-
bilities would greatly increase the attractiveness of the product to the target market. These functionalities
would turn the product into a full-fledged portable lab bench. Other points of improvements are beefier
power supplies and SMU output. Because the project is fully modular, so long as a board communicates
with SPI and can take any combination of +3.3V, +5V, +15V, and -15V as power, it can freely replace
any of the base boards. This expandability makes further work simple and isolated.
If someone (that means you, person reading this) wants to inherit this project, the author has some
recommendations for future work. For AC functionality, The product would need to either speed up the
microcontroller (currently runs at a lackadaisical 3MHz) or use a faster one. A dedicated board with fast
ADCs and potentially EEPROM for waveform memory is a starting point. Some sort of non-terminal
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display is also required. As far as other improvements are concerned, the errata section of this report
details mistakes the author encountered. One idea the author had for the power supply was to have an
adjustable switching mode supply followed by an adjustable linear regulator. This would be much more
efficient than the current implementation of just the linear regulator. Temperature control is another
avenue of improvement, especially for the SMU.
9.9.8 Ethical
“to be honest and realistic in stating claims or estimates based on available data;” -IEEE Code of Ethics
The primary ethical concern stemming from this project is the validity of the data reported. The author
attests that all data and experimentation is done without modification. No skewing or fudging of any data
occurred during the duration of the project. The author believes that simulation of subsystems working
give some credibility to the overall design. Video evidence of data sweeps also contribute toward the overall
validity.
A few product specifications changed over the course of the project. The author’s inexperience with
complete engineering projects necessitated these modifications. These changes are articulated in the de-
sign and testing sections of the report. Notable changes include the accuracy of power supplies, analog
inputs/outputs, and SMU; as well as the rise/fall times of the digital output.
9.9.9 Health and Safety
The project does not have any open voltage differentials of greater than 40V, which would classify it
as a high voltage system. Additionally, all of the outputs of the project are low power (roughly 1W each).
Circuit protection devices techniques such as transient voltage suppression and over current protection are
implemented in the final design. The damage done from user error or misuse is minimized as a result.
When manufacturing the product hot solder is used to fuse together connections. Hand-soldering
presents burn risk to the manufacturer (me). This risk is minimized when working with a clear workspace
and moving at a slow, consistent pace (the author admits that he did not always move at a slow, consistent
pace and most definitely did not have a clear workspace at any point in time).
9.9.10 Social and Political
An unavoidable social issue is the inherent inequity this product causes. Because the price of $200-300,
not every student can afford the product. This presents an advantage towards the students that can afford
it and thus have a convent lab in their home. So long the product costs money, this impact can not be
totally eliminated. The author has worked extensively to reduce cost as much as possible. The benefit of
such a product is that if more and more students acquire it, the demand for on campus lab equipment falls
allowing for other students to use it.
The only stakeholders identified are the author, the buyer, and Professor Braun. The author stakes
his pride on this product, and dedicated extensive time and money toward development. If the product is
actually sold, Professor Braun is likely to be the point of contact for debugging purposes.
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9.9.11 Development
Many different programs aid with electronic design.
kicad is the schematic and PCB layout editor. See Section 9.1.
LTSpice simulated proposed circuits, verifying their working order.
Code Composer Studio is the software development environment that aids in programming the MSP432
microcontroller.
Microsoft Excel organizes and formats data into graphs and trends for visualization.
MATLAB does computational analysis. See Figure 8.7.
Overleaf is for report and LATEX formatting.
Parametric component searches narrowed down components based on required specifications.
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Designers design, testers test, but do components compon? Do they ever come home? No, not if
the author accidentally slaughters them with his sheer incompetence they don’t. All ramblings aside,
components have it rough. They are expected to work 24/7 every week for decades at a time. Not to
mention they work in high stress environments with massive temperature fluctuations, cramped quarters,
and even have to burden the freshman (and senior) EE students accidentally swapping VDD and GND.
All this brutal work for what? Pennies? Dollars? The truth of the matter is that this whole project is built
out of components, and without them, the project would be absolutely nowhere. The author would like to
take some precious megabytes out of his report in order to thank the fallen components that (un)willingly




Cause of Death: 15V applied to output with VDD disconnected
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Table 9.2. Beloved Wife and Mother
Part Name: INA145
Time of Death: 11:13AM, 2/16/2020
Cause of Death: 15V applied to output with VDD disconnected
Table 9.3. F
Part Name: Tantalum Capacitor
Time of Death: 1:07PM, 4/14/2020
Cause of Death: Reverse polarity
151
Table 9.4. Gone but not Forgotten
Part Name: OPA633
Time of Death: 9:33PM, 4/22/2020
Cause of Death: Prolonged overcurrent conditions
Table 9.5. RIP in Peace
Part Name: MicroClasp Connector
Time of Death: 12:47 PM 5/7/2020
Cause of Death: Author Lost Patience While Desoldering
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Table 9.6. Wounded in Battle, in Stable Condition
Part Name: MSP432P401R Launchpad (Pin 1.5)
Time of Death: 6:56 PM 3/26/2020
Cause of Death: Scope Prope Shorted SPI Output and GND
Table 9.7. A Beautiful Soul
Part Name: MSP432P401R Launchpad
Time of Death: 5:30 PM 5/11/2020
Cause of Death: Code Composer Studio Crashed During Code Upload and Bricked Board
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9.10.2 Other Thanks
David Braun - for reining me in and making sure I wrote my ABET analysis. This sentence was written
in passive voice by me just to annoy you with my grammar one last time.
Paul Hummel - for emergency airdropping me a MSP and saying ”That’s a good question” whenever I
asked him a question.
Vladimir Prodonov - for helping me get the Hell Circuit working.
My Mom - for proofreading my report and writing ”Is this an EE term?” everytime I made a spelling
mistake.
My Cat - for not ESD zapping any of my circuits and for being the best lab assistant I could ask for.
Figure 9.15. Navi Heir-Stokes reading off important voltages
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